NXP Semiconductors /LPC5410x /SYSCON /FIFOCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FIFOCTRL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (U0TXFIFOEN)U0TXFIFOEN 0 (U1TXFIFOEN)U1TXFIFOEN 0 (U2TXFIFOEN)U2TXFIFOEN 0 (U3TXFIFOEN)U3TXFIFOEN 0 (SPI0TXFIFOEN)SPI0TXFIFOEN 0 (SPI1TXFIFOEN)SPI1TXFIFOEN 0RESERVED 0RESERVED 0 (U0RXFIFOEN)U0RXFIFOEN 0 (U1RXFIFOEN)U1RXFIFOEN 0 (U2RXFIFOEN)U2RXFIFOEN 0 (U3RXFIFOEN)U3RXFIFOEN 0 (SPI0RXFIFOEN)SPI0RXFIFOEN 0 (SPI1RXFIFOEN)SPI1RXFIFOEN 0RESERVED

Description

Serial interface FIFO enables

Fields

U0TXFIFOEN

USART0 transmitter FIFO enable

U1TXFIFOEN

USART1 transmitter FIFO enable

U2TXFIFOEN

USART2 transmitter FIFO enable

U3TXFIFOEN

USART3 transmitter FIFO enable

SPI0TXFIFOEN

SPI0 transmitter FIFO enable

SPI1TXFIFOEN

SPI1 transmitter FIFO enable

RESERVED

Reserved

RESERVED

Reserved

U0RXFIFOEN

USART0 receiver FIFO enable

U1RXFIFOEN

USART1 receiver FIFO enable

U2RXFIFOEN

USART2 receiver FIFO enable

U3RXFIFOEN

USART3 receiver FIFO enable

SPI0RXFIFOEN

SPI0 receiver FIFO enable

SPI1RXFIFOEN

SPI1 receiver FIFO enable

RESERVED

Reserved

Links

()